MASTISK by Bhattacharya, Tinish et al.
Reduced pre-print version. Full extended version of this work will be published in the proceedings of
IJCNN 2018
MASTISK : mE-ta	k
Tinish Bhattacharya, Vivek Parmar and Manan Suri
Department of Electrical Engineering, Indian Institute of Technology-Delhi, Hauz Khas, New Delhi - 110016
Corresponding Author: manansuri@ee.iitd.ac.in
©2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including
reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or
reuse of any copyrighted component of this work in other works. DOI: ¡DOI No.¿
Abstract—In this paper, we present MASTISK (MAchine-
learning and Synaptic-plasticity Technology Integrated Simu-
lation frameworK). MASTISK is an open-source versatile and
flexible tool developed in MATLAB for design exploration of
dedicated neuromorphic hardware using nanodevices and hy-
brid CMOS-nanodevice circuits. MASTISK has a hierarchical
organization capturing details at the level of devices, circuits (i.e.
neurons or activation functions, synapses or weights) and archi-
tectures (i.e. topology, learning-rules, algorithms). In the current
version, MASTISK provides user-friendly interface for design
and simulation of spiking neural networks (SNN) powered by
spatio-temporal learning rules such as Spike-Timing Dependent
Plasticity (STDP). Users may provide network definition as a
simple input parameter file and the framework is capable of
performing automated learning/inference simulations. Validation
case-studies of the proposed open source simulator will be
published in the proceedings of IJCNN 2018. The proposed
framework offers new functionalities, compared to similar sim-
ulation tools in literature, such as: (i) arbitrary synaptic circuit
modeling capability with both identical and non-identical stimuli,
(ii) arbitrary spike modeling, and (iii) nanodevice based neuron
emulation. The code of MASTISK is available on request at:
https://gitlab.com/NVM IITD Research/MASTISK/wikis/home.
I. INTRODUCTION
Pure CMOS hardware based Spiking Neural Networks
(SNN) designs have turned out to be less efficient owing to
the large computation/memory requirement [1]. Several hybrid
CMOS-nanodevice designs involving emerging non-volatile
memory nanodevices have been proposed as efficient SNN
hardware alternatives compared to pure CMOS design. The
emerging non-volatile memory devices offer added efficiency
as they are ultra compact, low-power and intrinsically mimic
properties of biological neurons and synapses [2]. Design
exploration of such dedicated hybrid SNN hardware (CMOS-
nanodevice) becomes a very complex and challenging multi-
dimensional problem due to following reasons: (i) need to cap-
ture different variants of spatio-temporal learning rules, neuron
and synaptic behavior models [3]–[5], (ii) wide variety of
nanodevice/nanocircuit options for emulating neuro-synaptic
characteristics with different underlying physics of operation,
(iii)‘lack of maturity at the level of device fabrication, (iv)
almost negligible standardization when it comes to choice of
synapse, neuron and learning-rule models, (v) wide-variety
of application tasks, and (vi) lack of standard benchmark-
ing. Comprehensive simulation frameworks or CAD tools
which allow flexibility at the level of hardware-algorithm co-
optimization thus become a necessity for addressing a domain
like dedicated SNN hardware. Evaluating the impact of emerg-
ing device technology on network performance and associated
hardware overheads by using a high-level simulation frame-
work which takes in account details at the levels of device,
circuit and algorithm simultaneously is essential to optimize
performance and cut down on expensive ASIC manufacturing
cycles. In literature, different biological SNN simulator frame-
works have been reported such as: SpikeNET [6], Brian [7],
Nengo [8], CARLsim3 [9], NEST [10], NEURON [11] etc.
A limited number of simulation frameworks that deal with
the implementation details of nanodevices in neural networks
have also been reported, for instance: Xnet [12] and N2D2 [13]
are C++ based event-driven simulators, N2S3 [14] is a Scala-
based event driven simulator, NeuroSim+ [15] is a device-to-
algorithm framework for evaluating performances of emerging
memory devices as synapses in Multi-Layer Perceptron (MLP)
architectures. Most of these simulators can be either classified
as Clock-Driven (CD) or Event-Driven (ED) based on when
they update variables (at all time-steps or at certain event
triggered time-steps). In this work we present a new simulation
tool developed in MATLAB called MASTISK. MASTISK
is an acronym for MAchine-Learning and Synaptic-plasticity
Technology Integration Simulation frameworK. According to
etymology of the word MASTISK (pronounced as mas-tea-
she-q), it means ’brain’ in Sanskrit. Key distinguishing fea-
tures of the current version of MASTISK, compared to other
neuromorphic simulators reported in literature [12]–[14], are:
• It can model a wide variety of synaptic circuits, including
those in which non-identical pulses are required for
conductance modulation.
• It allows users to emulate LIF/IF neuron circuits using
nanodevices.
• It allows emulation of any arbitrarily shaped neuron spike
thus leading to different flavors of STDP or other spatio-
temporal learning rules.
ar
X
iv
:1
80
4.
00
91
2v
1 
 [c
s.E
T]
  3
 A
pr
 20
18
• The tool has a parametric file interface, which requires
the user to only specify a set of parameters defining
the network topology, without the need for writing any
additional code or script.
• The tool provides an automated parameter tuning frame-
work based on genetic algorithms to assist users in
optimizing the network performance.
II. THE MASTISK FRAMEWORK
MASTISK is designed using a CD simulation approach.
Following sub-sections describe the simulator- workflow,
dataflow and cases.
Fig. 1. Generic workflow of MASTISK
A. Simulation Workflow
Key sequence for running any simulation in the proposed
MASTISK framework is shown in Fig. 1. First step requires
a set of override parameters from the user corresponding to
the devices and circuits being used as building blocks as
well as the network parameters. The parameters are stored
in the properties of different structures as shown in Fig.
1. In SNNs the input data is encoded into multiple spike
trains and the distribution of their frequencies determine the
type of encoding used. MASTISK offers features for poisson,
fixed frequency and custom AER sensor data based spike
encoding. Following this, training and inference takes place
which provides training accuracy, testing accuracy and the
structure net containing the network topology and weights of
synapses, as output. The parameter tuning interface is optional
and can be used to determine the set of parameters that leads
to optimum network performance.
B. Simulator Dataflow
The logical flow of information in the network and the
simulator backbone is shown in Fig. 2. After spike encoding
of input is completed the output is computed for each layer
sequentially beginning with layer 1 for the number of time
steps N given by Eq. 1,
Fig. 2. (a) Flow of data and spikes along a generic network initiated by
MASTISK. (b) Code overview of the basic functioning of the framework.
Fig. 3. The different facets of MASTISK.
Total time steps (N) =
Total training time (T )
Simulation time step (dt)
(1)
where dt is the simulator time-step and T is the total time
for which the network needs to be trained. The function
get prevlayerSpikes() is used to obtain the spike information
of the previous layer. The function getsynapsestate() is used to
obtain the modes (explained in Section III-C) of the synapses
and get totalCurrent() is used to obtain the total current
entering each neuron. The neuron membrane potential and
weights of synapses are updated using neuron update() and
weight update() respectively.
C. Simulation Cases
The framework in its current form offers four different
simulation scenarios: (1) Biological SNN, (2) nanodevice
based synapses, (3) nanodevice based LIF neurons, and (4)
nanodevice based synapse and neurons, (Fig. 3). Case (II)
is for devices that show controlled conductance modulation
properties like RRAM, PCM etc, in response to applied signal
in the form of voltage or current. Case (III) is for devices that
mimic the Leaky-Integrate-Fire (LIF) properties of membrane
potential in a biological neuron. Few proposals incorporate
all-nanodevice based implementation of SNN (neuronal and
synaptic) [16], [17], represented by case (IV).
III. FRAMEWORK CAPABILITIES
A. Network Topology Modeling
The structure layers is used to define the network topology.
One of the most commonly used feed-forward SNN topologies
in literature is shown in Fig.4 (a). The number of layers and
number of neurons in each layer are set by the num and
neurons properties. MASTISK offers the flexibility to keep
a certain set of weights fixed using layers.plastic (Fig. 4 (a)),
which in some cases can lead to improved performance and
faster convergence in learning [18]. The output labeling layer
in SNNs can be set using layers.label. Different types of
synaptic connections supported are: all-to-all, one-to-one and
sparse, specified by layers.conn type (Fig. 4 (a)). In case of
sparse connectivity the degree of sparseness is specified by
the value of layers.sparse. Indices of start and end layers
between which inhibitory connections exist are stored in
layers.inh conn.
B. Spike Modeling
The capability to model arbitrary spike shapes is highly
desirable in a neuromorphic simulator. MASTISK applies
piece-wise linear approximation to implement spike model-
ing. The points of non-differentiability in the spike wave-
form (both timestamp and amplitude) are stored in an array:
ckt params.pre volt. The simulator divides a complex spike
into several pieces by using the specified starting (ti,Vi) and
end points (ti+1,Vi+1) of each piece. If ti 6= ti+1, then points
Vi and Vi+1 are joined by a line as shown in Fig. 4 (b). If ti
= ti+1 and Vi 6= Vi+1, then there is a discontinuity or abrupt
change between Vi and Vi+1. In this case, Vi+1 becomes the
starting point for the pieces following ti+1.
C. Synaptic device and architecture modeling
Generic architecture of a synaptic circuit that can be
implemented in MASTISK is shown in Fig. 5. MASTISK
considers three different types of neuronal spikes: post-spike1
(propagated back to synaptic circuit), post-spike2 (pre-spike
for the next layer of synapses) and Inhib-spike (optional and
used only when inhibition is to be implemented). Synaptic
circuit and applied spikes depend on the synaptic device
being used and this in turn effects the learning rule being
implemented. Modeling such device specific constraints would
require extensive code modifications in available simulation
frameworks [12]–[14]. In order to resolve this issue, we have
Fig. 4. Example SNN with (a) Two layers and intra-layer inhibitory
connections, (b) Three layers and inter-layer inhibitory connectons.
Fig. 5. Generic nanodevice based synaptic circuit implemented in MASTISK.
Fig. 6. MASTISK based implementations of: (a) 1T-1R synaptic circuit
and spike scheme, adopted from [19](Inset (I) shows corresponding STDP
characteristics for different initial synaptic resistance values.) (b) synaptic
circuit and spike scheme adopted from [20] (Inset (I) shows resultant voltage
across synaptic device (VB-VT ) for different temporal orientation of pre/post-
spikes, Inset (II) shows corresponding STDP characteristics for different initial
synaptic resistance values.) (c) Inhibitory connection circuit. Synaptic conduc-
tance modulation in AlOx/HfO2 based RRAM device due to application of:
(d) identical potentiating pulses, (e) identical depressing pulses, adopted from
[21]. Synaptic conductance modulation in TiN/HfO2/Ti/TiN based RRAM
device due to application of (f) varying amplitude potentiating, and (g) varying
amplitude depressing pulses, adopted from [20].
split the operating states of a synapse in four modes: (1) Idle
state, (2) Spike Transmission, (3) Potentiation and (4) Depres-
sion. In idle state there is neither any current flow through
the synaptic device nor any conductance change. In spike-
transmission state only current flows through the synapse and
no conductance change takes place. Potentiation/Depression
states implement increase/decrease of synaptic conductances.
The state of the synaptic circuit can be classified based on
the presence or absence of the pre and post-neuronal spikes
in any one of the following states: (1) no spikes, (2) only
Pre-Spike, (3) only Post-Spike, and (4) both spikes. The
functionality of any synaptic architecture can be implemented
by establishing the mapping between the states of the synaptic
device and the circuit. Two test cases of synaptic circuits
and spikes adopted from [19] and [20] along with their
implementation in MASTISK are shown in Fig.6(a) and (c).
Fig. 7. Generic nanodevice neuron architecture implemented in MASTISK.
For emulation of STDP or any other spatio-temporal rule the
exact timing of potentiation and depression relative to spike
timing is required. The spike timings and synaptic states are
taken care of different parameters. For details on the usage
of these parameters, readers are referred to [22]. The circuit
shown in Fig. 6 (a) undergoes spike transmission only when
there is a pre-spike (Vpre) (VTB = Vpost1-Vnode1, where
Vpost1 is a fixed DC bias when there is no post-spike),
potentiation when the portion marked V+ in Vpost1 coincides
with Vpre (VTB = V+-Vnode1 >Vth) and depression when
V− coincides with Vpre (VTB = V−-Vnode1 <-Vth). The
equation for current through device during spike transmission
is captured by ckt params.ex eqs and can be defined by
the user. For simplicity we have assumed Vnode1 = Vnode2,
when MOSFET is turned ON during pre-spike. However for
more accurate circuit modeling one can define the relation
between Vnode1 and Vnode2 in ckt params.ex eqs. The device
behavior during potentiation and depression are captured by
obtaining experimental conductance modulation data of the
device as shown in Fig. 6 (b). The conductance states are
stored in the arrays: device params.synapse levels ltp and
device params.synapse levels ltd. However the conductance
modulation characteristics shown in Fig. 6 (b) are only good
for synaptic circuits where at any point of time, conductance
change is caused by identical pulses as in Fig. 6 (a). In the
circuit shown in Fig. 6 (c), the resultant voltage across the
device (VTB = Vpost1 - Vpre) leads to conductance change
when it crosses a threshold (VTH ). The magnitude of VTB that
crosses (VTH ) keeps changing with the temporal orientation
of the spikes w.r.t each other. In such case, experimental data
showing conductance variation with number of applied pulses
for different pulse widths or amplitudes is required (Fig. 6 (d)).
The expression for resultant voltage (VTB) can be set by user
using ckt params.v app, and the experimental conductance
values can be accommodated in ckt params.v example in form
of a 2D matrix, where each row signifies a different pulse
amplitude or width.
D. Neuron device architecture modeling
Numerous devices have been proposed for implementing
LIF or IF neurons in SNNs [23]–[26]. These devices have
a state-variable that gets integrated with incoming signals.
Fig. 8. Neuron frequency vs input pulse width adopted from [23].
In order to simulate neuron functionalities with these de-
vices, generalized architecture of neuron circuit implemented
in MASTISK is shown in Fig. 7. Vnode ex and Vnode inh
denote the voltages of the nodes where the summed signals
from excitatory and inhibitory synapses enter respectively. The
signal is then passed through a current-voltage/voltage-current
converter or a buffer circuit. The user can specify the equation
that best describes the dynamic power dissipated in their cir-
cuit with neuron conv dyn power. The incoming signals may
need to be converted to either fixed-amplitude, variable-width
signal or vice versa. This width-amplitude characteristic can
be defined using the function neuron.pulse convert(). Neuron
modeling in MASTISK is achieved by taking the neuron firing
frequency variation with the strength of integrating signal as
an input. Fig. 8 shows frequency modulation with applied
pulse width of PCM based IF neuron adopted from [23]. This
data can be used to extract the time constant (neuron.tau)
and threshold of the neuron device (neuron.thres). LIF or IF
equation governing the neuron state-variable updation is set by
neuron.state eqs. The state variable evaluating circuit (gener-
ally a voltage divider) generates output which is proportional
to the conductance of the device and is evaluated against a
threshold. Once the neuron spikes the state-variable is reset
by the reset circuit.
IV. DISCUSSION AND LIMITATIONS
The accuracy of simulation results depends heavily on the
choice of simulator time step (dt). Glitches or noisy spikes
can only be observed if the time step of the simulation
is smaller in comparison to the time period of the fastest
spike. Present version of the proposed simulator does not
incorporate direct integration with circuit simulators and as
a result parameters such as thermal noise in devices and
delays in analog circuits are not taken into consideration.
However the modular structure of the simulator makes it
possible for interfacing with circuit simulators in future. For
example, functions governing spike transmission, dynamic
power consumption etc, can be provided by user in form of
equations or can be defined by a SPICE circuit simulator.
Exporting the entire framework to Python, providing a GUI
for input parameters, GPU acceleration to improve simulation
time are some of the proposed improvements for future version
of the present framework. We also would like to further
extend the framework’s capability to support other learning
algorithms such as MLP, CNN, ELM [27] and RBM [28],
[29] in inference mode.
V. CONCLUSION
In this paper we present a new MATLAB based integrated
technology benchmarking clock-driven SNN simulator frame-
work called MASTISK. We describe our simulator’s different
functionalities like network modeling, spike modeling, unique
synaptic circuit modeling strategy with both identical and non-
identical conductance modulation pulses and parameter tuning
using genetic algorithm. Unlike the rest, our simulator can also
implement nanodevices along with its appropriate circuitry as
neurons in SNNs. We show how the different parameters can
be set to achieve the above functionalities and also present
two case studies in which a RRAM based synapse and a PCM
based neuron based SNN is simulated with actual experimental
data and circuit topology extracted from literature. Further
detailed extension of this work, including multiple device case-
studies, parameter optimization etc. will be published in the
proceedings of IJCNN 2018.
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